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Abstract. The paper is focused on evolutionary synthe-
sis of analog circuit realization of cube root function us-
ing proposed Graph Hybrid Estimation of Distribution Al-
gorithm. The problem of cube root function circuit realiza-
tion was adopted to demonstrate synthesis capability of the
proposed method. Individuals of the population of the pro-
posed method which represent promising topologies are en-
coded using graphs and hypergraphs. Hybridization with
local search algorithm was used. The proposed method em-
ploys univariate probabilistic model.
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1. Introduction
Design of analog circuits is traditionally a domain of
experienced designers and usually is viewed as a kind of art
where designer’s intuition involved in the design process is
very important factor. Since design of analog circuits is an
expensive and time consuming process there is effort to au-
tomatize the process using automated computer analog cir-
cuit design tools.
There have been published number of papers focusing
on the subject of automated analog circuit design employing
variety of optimization methods.
In [4] Koza et al. presented method of automated pas-
sive analog circuit synthesis system employing genetic pro-
gramming where analog electronic circuits were represented
as tree structures.
Passive circuits synthesis method employing hybrid ge-
netic algorithm combined with local search algorithm and
direct encoding method was published by Grimbleby in [5].
The synthesis was performed in two steps. In the first one
the topology was selected and its simulatability was verified
using symbolic calculation routine. In the second step the
parameters (values of the components) were determined us-
ing numerical optimization method.
Method of passive analog circuits synthesis based on
genetic algorithm with developmental encoding was pre-
sented by Lohn and Colombano in [6]. The basic princi-
ple of the developmental encoding is to use sequence of
circuit-building instructions (OP codes) which construct the
topology of the circuit. The motivation for using develop-
mental encoding method was demand to decrease number of
dead (nonsimulatable) individuals created after recombina-
tion phase of classic genetic algorithm. On the other hand
the developmental encoding method can restrict possible en-
codable analog circuit topologies in some cases.
More advanced approach of synthesis of passive and
also active analog circuits was proposed by Zebulum et al.
who employed genetic algorithm with variable chromosome
representation [7]. Besides the main chromosome vector
containing the analog circuit structure information the ge-
netic algorithm utilizes also mask vector which is used to
define coding and noncoding segments of the main chromo-
some. There were proposed three approaches called ILG,
OLG and UDIP which were used for manipulation of the
bits of the mask vector. The method was also used for uncon-
strained evolution of analog computational QR circuit [2].
Mattiussi has proposed method called analog genetic
encoding (AGE) which is able to synthesize active analog
circuits and neural networks [8]. The system employs en-
coding method based on the principles of biological chro-
mosomes.
Das and Vemuri have proposed several methods of au-
tomated analog circuit synthesis. The first method called
GAPSYS was able to synthesize only passive analog cir-
cuits [9]. Another two methods divide the synthesis into
two separate processes - selection topology and sizing of the
components. In the method presented in [10] the selection
of the topology is realized using adaptively generated build-
ing blocks. Evolutionary electronics synthesis method using
graph grammar based approach was presented in [11].
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Analog circuits encoding method based on adjacency
matrix representation and special type of crossover was pre-
sented by Mesquite et al. in [12]. Compared to incidence
matrix representation the proposed method is able to pre-
serve topologies of both parental circuits and to connect
them in a meaningful way through subset of nodes [12].
Analog circuits synthesis using simulated annealing
method was presented in [13], [14].
Recently Estimation of Distribution Algorithms (EDA)
[15] have shown their superior performance compared to
classical genetic algorithms. Univariate Marginal Distribu-
tion Algorithm (UMDA) [16] which is the simplest version
of EDA was employed in evolutionary electronics system
presented by Zinchenko [17]. The proposed system was ver-
ified on the problem of synthesis of low pass filter. Another
application of UMDA in analog circuit synthesis method was
presented by Torres [18].
Presented paper is focused on synthesis of cube root
computational circuit based on Estimation of Distribution
Algorithm. Since the individuals of the population are rep-
resented as graphs and hypergraphs and hybridization with
local search algorithm is used the proposed algorithm is
called Graph Hybrid Estimation of Distribution Algorithm
(GhEDA). The method employs univariate probabilistic
model.
2. Definition of the Problem
The problem of the synthesis of analog circuit realiza-
tion of cube root function was introduced by Koza et al. in
[1]. The problem was also adopted in [2]. The target voltage
response of the desired circuit is
U2 = 3
√
U1. (1)
In other words the goal of the synthesis is to design
analog circuit in which output voltage U2 is cube root of its
input voltage U1.
3. Introduction of Graph Estimation
of Distribution Algorithm
Synthesis capability of the proposed GhEDA method
will be demonstrated on the problem of circuit realization
of cube root function. The cube root function circuit real-
ization consists of bipolar transistors NPN and PNP, resis-
tors and positive and negative voltage sources. The goal
of the synthesis is to design the topology of connection of
the transistors NPN and PNP, topology of connection of the
resistors, parameters of the resistors (values) and to define
nodes of connection of the positive and the negative voltage
sources. Pseudo-code of the proposed method is presented
in Fig. 1. The proposed algorithm is Estimation of Distribu-
tion Algorithm type. Therefore recombination phase as used
in genetic algorithms is replaced by building and sampling
of the probabilistic model. No recombination operators such
as crossover and mutation are used.
step0: Initialize population P of m individuals.
step1: According to selection method select population Psel.
step2: Build probabilistic model M of selected population Psel.
step3: Using probabilitic model M generate set of new samples
Psamp consisting of d individuals.
step4: Using cost objective function evaluate cost values of set
of new samples Psamp.
step5: Based on P and Psamp create new population Pnew and
replace old population (P := Pnew).
step6: According to topologies of nopt randomly selected indi-
viduals of P optimize parameters storage PS . Go to step1.
Fig. 1. Pseudo code of the proposed method.
Initial population P consisting of m individuals is set
randomly respecting maximal number of components of ev-
ery type nnpn, npnp, nres, nvccp and nvccn. Parameters storage
PS is initialized randomly with uniform distribution. De-
tailed description of the encoding method and parameters
storage PS is presented in Section 4.
After evaluation of the cost values of population P,
selected population Psel is formed. Tournament selection
method with tournament size 2 is used.
In the learning phase probabilistic model M of selected
population Psel is created. Marginal frequencies of the com-
ponents included in selected population Psel are calculated.
Every single component connected to a specific set of con-
nection nodes is represented by corresponding edge of the
graph (resistors and positive and negative voltage sources)
or hyperedge of the hypergraph (transistors NPN and PNP).
Therefore marginal frequencies of the components corre-
spond to the marginal frequencies of the edges of the graphs
and the hyperedges of the hypergraphs encoded in the indi-
viduals of selected population Psel . Detailed description of
the learning phase is presented in Section 5.
In the next phase probabilistic model M is used to gen-
erate population of new samples of solutions Psamp which
consists of d individuals. Detailed description of the sam-
pling phase is described in Section 6.
New individuals are simulated and theirs cost values
are calculated using objective function described in Sec-
tion 7.
In the replacement phase new population Pnew is
formed of the best m− d individuals of current population
P and whole population of new samples Psamp. Afterwards
current population P is replaced by new population Pnew
(P := Pnew).
In the optimization phase the local search algorithm
tries to improve (decrease) cost values of nopt randomly se-
lected individuals of population P. Detailed description of
the optimization phase is presented in Section 8.
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4. Encoding Method
Graphs are the most straightforward method of repre-
sentation of the topology of analog circuits. The desired cir-
cuit realization of cube root function consists of resistors,
bipolar transistors NPN and PNP and positive and negative
voltage sources. As will be described bellow the topology
of connection of resistors and connection of the positive and
the negative voltage sources are represented by correspond-
ing graphs. Topologies of connection of transistors NPN and
PNP are represented by 3-uniform hypergraphs.
Maximal complexity of the desired analog circuit is de-
fined by maximal number of nodes nnod and maximal num-
ber of transistors NPN, transistors PNP and resistors denoted
as nnpn, npnp, nres. Maximal number of nodes connected to
positive and negative voltage sources are denoted as nvccp
and nvccn respectively. Every individual of population P con-
sists informations about topology of connection of transis-
tors NPN and PNP, topology of connection of resistors and
connection of positive and negative voltage sources. Parame-
ters of the resistors are stored in parameters storage PS which
is described in Section 8.
The topology of resistors is represented by simple undi-
rected graph Gres. Since maximal circuit complexity is re-
stricted to nnod nodes graph Gres is always subgraph of com-
plete graph Gresc which includes nnod vertices and nedgres =
(nnod − 1)/2 edges. Complete graph Gresc for nnod = 4
and corresponding topology of the resistors are presented in
Fig. 2a and Fig. 2b respectively. Example of graph Gres and
corresponding topology of resistors are presented in Fig. 3a
and Fig. 3b.
v1 v2 v3
v0
Gresc
e5
e6
e1
e2
e3
e4
(a)
n1 n3
n0
R4 R6
R5
R1 R2 R3
n2
(b)
Fig. 2. a) Graph Gresc b) analog circuit corresponding to Gresc.
v1 v2 v3
Gres
e5
e6
(a)
n1 n2 n3
R5
R6
e1 e2 e3 e4 e5 e6
eres = [ 0 0 0 0 1 1 ]
(b)
Fig. 3. a) graph Gres b) analog circuit corresponding to Gres and
encoding vector of Gres.
Graph Gres is defined by its characteristic vector. Max-
imal number of the edges of graph Gres is defined by num-
ber of edges nedgres of corresponding complete graph Gresc.
Characteristic vector of graph Gres can be defined as binary
vector eres of length nedgres bits. Every single bit of eres cor-
responds to including or not including corresponding edge
of complete graph Gresc in its subgraph Gres. Characteristic
vector eres of graph Gres is presented in Fig. 3b.
Assignment of the edges to the vertices for graphs Gres
and Gresc and assignment of resistors to nodes for corre-
sponding circuits (Fig. 2b and Fig. 3b) are presented in
Tab. 1.
edge (resistor) vertex 1 (node 1) vertex 2 (node 2)
e1 (R1) v0 (n0) v1 (n1)
e2 (R2) v0 (n0) v2 (n2)
e3 (R3) v0 (n0) v3 (n3)
e4 (R4) v1 (n1) v2 (n2)
e5 (R5) v1 (n1) v3 (n3)
e6 (R6) v2 (n2) v3 (n3)
Tab. 1. Assignment of the edges to the vertices for graphs Gresc
and Gres and assignment of resistors to the nodes for cir-
cuits in Fig. 2b and Fig. 3b.
Topology of transistors NPN is represented by labeled
3-uniform hypergraph Gnpn and is restricted to nnod nodes.
Example of labeled 3-uniform hypergraph and correspond-
ing analog circuit are presented in Fig. 4, Fig. 5 and Fig. 6.
v1 v2
v3 v4
Gnpnc
e1 e2
e4 e3
Fig. 4. Complete 3-uniform hypergraph Gnpnc for nnod = 4.
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n1 n2
n3 n4
Y1
Y2
Y3
Y4
Fig. 5. Analog circuit representation of Gnpnc.
Gnpn
e1(1)
e3(3)
v1 v2
v3 v4
Fig. 6. Example of 3-uniform labeled hypergraph Gnpn.
n1
n2
n3
n4
T1
T3
Fig. 7. Analog circuit representation of Gnpn.
Similarly to the representation of the topology of re-
sistors there can be defined complete 3-uniform hypergraph
Gnpnc which includes nnod vertices and nedgnpn = nnod(nnod−
1)(nnod−2)/6 hyperedges. Hypergraph Gnpn is always sub-
hypergraph of complete hypergraph Gnpnc.
Compared to the representation of the topology of re-
sistors, the representation of the topology of transistors re-
quires another additional parameter “rotation” of the tran-
sistors. While connection nodes of every single encoded
transistor are defined by the connection vertices of the cor-
responding hyperedge of hypergraph Gnpn, “rotation” of the
transistor is defined by label of the corresponding hyperedge.
Given 3 ports transistor there are six possible combinations
(“rotations”) of assignment of the nodes of the transistor.
Complete 3-uniform hypergraph Gnpnc for nnod = 4 is pre-
sented in Fig. 4. Larger white circles represent the vertices
of the hypergraph. Smaller black circles represent the hyper-
edges. Corresponding analog circuit is presented in Fig. 5.
Assignment of the hyperedges to the vertices for hy-
pergraphs Gnpnc and Gnpn and assignment of the pins of the
transistors to the nodes for corresponding circuits (Fig. 5 and
Fig. 7) are presented in Tab. 2.
hyperedge vertex 1 vertex 2 vertex 3
e1 (Y1) v1 (n1) v2 (n2) v3 (n3)
e2 (Y2) v1 (n1) v2 (n2) v4 (n4)
e3 (Y3) v2 (n2) v3 (n3) v4 (n4)
e4 (Y4) v1 (n1) v3 (n3) v4 (n4)
Tab. 2. Assignment of the hyperedges to the vertices for hyper-
graphs Gnpnc and Gnpn and assignment of the pins of the
transistors to the nodes for circuits in Fig. 5 and Fig. 7.
Since “rotation” labels are not specified in complete
3-uniform hypergraph Gnpnc, generalized three-ports admit-
tances Y1 to Y4 are used in the place of the transistors in
Fig. 5. Example of labeled 3-uniform hypergraph Gnpn is
presented in Fig. 6. Numbers in the brackets behind the
names of the hyperedges define the labels of the hyperedges.
For hyperedges e1 and e3 of hypergraph Gnpn labels “rota-
tion” are set to 1 and 3 respectively. Assignment of the labels
of the hyperedges to “rotation” of the transistors is defined
in Tab. 3.
label (“rotation”) 1 2 3 4 5 6
node 1 B B C C E E
node 2 C E B E B C
node 3 E C E B C B
Tab. 3. Assignment of the labels of the hyperedges to the con-
nection nodes of the transistors.
Since every possible configuration of hypergraph Gnpn
is subgraph of complete 3-uniform hypergraph Gnpnc, char-
acteristic vector of hypergraph Gnpn can be defined as binary
vector enpn of length nedgnpn bits. Every single bit of enpn
corresponds to including or not including corresponding hy-
peredge of complete hypergraph Gnpnc in its subhypergraph
Gnpn. Encoding vector enpn is further extended to include in-
formation about ”rotation” of the encoded transistors. There
are six possible combinations of connection of the transistor
to three nodes. Therefore the final encoding vector enpn is
defined as binary vector of length 6nedgnpn. Encoding vector
enpn of hypergraph Gnpn presented in Fig. 6 is presented in
Fig. 8.
Y1 Y2 Y3 Y4
enpn = [ 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 ]
rotation: 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 6
Fig. 8. Encoding vector enpn of hypergraph Gnpn.
The topology of PNP transistors is represented by la-
beled 3-uniform hypergraph Gpnp and encoded by vector
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epnp exactly the same way as was described above for the
topology of NPN transistors.
The last type of information which has to be encoded
is connection of positive and negative voltage sources what
is represented by graphs Gvccp and Gvccn.
As can be seen in example in Fig. 9a graph Gvccp in-
cludes vertex Vvccp which represents positive voltage source.
Edges between vertices Vvccp and v1 and v3 represent con-
nection of positive voltage source Vccp to nodes n1 and n3.
Similarly in graph Gvccn vertex Vvccn is connected to
vertices v2 and v4 what corresponds to connection negative
voltage source Vccn to nodes n2 and n4 (Fig. 9a). Schematic
representation of analog circuit corresponding to graphs in
Fig. 9a is presented in Fig. 9b.
Vvccp
v1 v2 v3 v4 v5
Gvccp
Vvccn
v1 v2 v3 v4 v5
Gvccn
(a)
Vccp
Vccn
n1 n2 n3 n4 n5
(b)
Fig. 9. a) Graphs Gvccp and Gvccn b) connection of voltage
sources defined by graphs Gvccp and Gvccn.
Encoding vectors evccp and evccn of graphs Gvccp and
Gvccn are represented by binary vectors of length nnod , where
every single bit represents including or not including of an
edge between voltage source (Vvccp or Vvccn) and correspond-
ing vertex (v1 to v5 in the example). Encoding vectors evccp
and evccn are presented in Fig. 10.
v1 v2 v3 v4 v5 v6
evccp = [ 1 0 1 0 0 0 ]
v1 v2 v3 v4 v5 v6
evccn = [ 0 1 0 1 0 0 ]
Fig. 10. Encoding vector evccp of graph Gvccp and encoding vec-
tor evccn of graph Gvccn.
The parameters of the resistors (the values of the resis-
tors) are stored in parameters storage PS which is vector of
real numbers of length nedgres. Vector PS includes value for
every possible resistor connected to nodes n1 and n2, where
n1 ∈ {0,1, . . . ,nnod−1} and n2 ∈ {0,1, . . . ,nnod−1}.
During every single evaluation of the objective function
the cost value is obtained based on two types of informa-
tion. The first one informs about the topology and is stored
in encoding vectors of the individuals (eres, enpn, epnp, evccp,
evccn) in population P. The second one informs about the pa-
rameters of the encoded resistors and is stored in parameters
storage PS.
The only way how to modify the values of parame-
ters storage PS is execution of the local search algorithm
(LSA) in the optimization phase (step6 in Fig. 1). Synthe-
sis process consists of mutual interaction between selection
of the promising topologies (step1 in Fig. 1) and optimiza-
tion of the values of parameters storage PS. In the optimiza-
tion phase LSA tries to optimize the values of PS to adapt
them to the promising topologies selected in the selection
phase. This way the values stored in parameters storage PS
are evolved during the whole synthesis process.
5. Learning of the Probabilistic Model
For every single component type (transistors NPN,
transistors PNP, resistors, positive voltage sources, negative
voltage sources) marginal frequencies of the edges and hy-
peredges contained in current selected population Psel are
calculated and saved in vectors vnpn, vpnp, vres, vvccp, vvccn
which are encoded the same way as encoding vectors enpn,
epnp, eres, evccp, evccn. The values of vectors vnpn, vpnp,
vres, vvccp, vvccn represent numbers of appearing of the cor-
responding edges in current selected population Psel . Exam-
ples of vectors vnpn, vpnp, vres, vvccp, vvccn are presented in
Fig. 11.
Y1 Y2 Y3 Y4
vnpn = [ 0 0 4 0 0 0 3 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 ]
rotation: 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 6
vpnp = [ 0 2 0 0 0 0 0 0 0 0 0 0 1 0 4 0 0 0 0 0 0 0 0 0 ]
(a)
R1 R2 R3 R4 R5 R6
vres = [ 2 9 5 4 7 3 ]
(b)
n1 n2 n3 n4 n5 n6
vvccp = [ 4 1 2 7 2 1 ]
(c)
n1 n2 n3 n4 n5 n6
vvccn = [ 3 6 2 5 2 1 ]
(d)
Fig. 11. Examples of vector vnpn and vpnp (a), vres (b), vvccp (c)
and vvccn (d).
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For example vnpn(3) = 4 (number 4 in the third posi-
tion of vector vnpn) denotes that current selected population
Psel includes four individuals with enpn(3) = 1. This corre-
sponds to the fact that the transistor NPN with C connected
to n1, B connected to n2 and E connected to n3 (see Tab. 3)
was used four times in current selected population Psel . Sim-
ilarly vres(2) = 9 denotes that resistor connected to nodes 0
and 2 (see Tab. 1) was used nine times in Psel and it becomes
the most frequently used resistor in the individuals of current
selected population Psel . In other words there is high proba-
bility that this resistor will appear in the topology of a good
individuals in next generations.
After calculation of the marginal frequencies of the
edges for all types of the components, the values of vectors
vnpn, vpnp, vres, vvccp, vvccn are sorted from the highest to
the lowest and this way vectors snpn, spnp, sres, svccp, svccn
are obtained. Vectors of sorted marginal frequencies snpn,
spnp, sres, svccp, svccn are used for determination of the most
probable components during the phase of generation of new
individuals (sampling phase). Sorted information about the
marginal frequencies of the used components in current pop-
ulation Psel stored in five vectors snpn, spnp, sres, svccp, svccn
is denoted as probabilistic model M.
6. Sampling of the Probabilistic Model
Created probabilistic model M is used to generate new
solutions of the promising topologies of the given solution
space. To increase diversity of the created samples some por-
tion of the edges of the generated samples is added randomly.
Presented sampling method was inspired by sampling princi-
ple of Estimation of Distribution Algorithm based on graph
kernels presented in [3]. Pseudo-code of the used sampling
method is presented in Fig. 12.
step1: Randomly select individual I of population Psel.
step2: Randomly with probability Prem remove edges of graphs
Gres, Gvccp, Gvccn and hyperedges of hypergraphsGnpn, Gpnp of
individual I.
step3: Add edges to graphsGres, Gvccp, Gvccn and hyperedges to
hypergraphsGnpn, Gpnp of selected individual I.
Fig. 12. Flow chart of the sampling phase.
In step1 individual I of current selected population Psel
is chosen randomly and is used as a basis for the new gener-
ated sample.
In step2 the edges of graphs Gres, Gvccp, Gvccn and the
hyperedges of hypergraphs Gnpn, Gpnp of individual I are re-
moved randomly with probability Prem which is typically set
to 0.2. In other words approximately 100. Prem percent of
the edges of graphs Gres, Gvccp, Gvccn and the hyperedges of
hypergraphs Gnpn, Gpnp, of individual I are removed.
In step3 new edges are added to graphs Gres, Gvccp,
Gvccn and new hyperedges are added to hypergraphs Gnpn,
Gpnp. There are two ways how to perform this step. In the
first one the process of the addition of the edges and the hy-
peredges is guided using information about the promising
areas of the solution space stored in probabilistic model M.
The edges and the hyperedges with high values of the
marginal frequencies in vectors snpn, spnp, sres, svccp, svccn
are more favorable than those with lower values. This way
modification of the topologies of graphs Gres, Gvccp, Gvccn
and hypergraphs Gnpn, Gpnp is guided to include the edges
which are frequently used in the good individuals of the pop-
ulation. The second way is random addition of the edges and
the hyperedges what helps to maintain diversity of the gen-
erated samples. Probability of using of probabilistic model
M to guide the process of addition of the edges and the hy-
peredges is defined as Padd and is typically set to 0.8.
7. Objective Function
Information about the topology stored in the individu-
als of population Psamp and information about the parameters
stored in parameters storage PS are transformed into netlist
representation suitable for external spice compatible circuit
simulator. The presented problem was synthesized using cir-
cuit simulator ngspice.
After obtaining of the voltage transfer characteristic
cost value is calculated using objective function (2). To en-
able direct comparison of the results obtained using the pro-
posed method to the results of other authors the objective
function is defined exactly the same way as was presented in
the original paper [1],
cost =
m
∑
i=1
w(i)| fd(i)− fc(i)|. (2)
According to (2) cost value cost is defined as weighted
sum of absolute values of differences between voltage re-
sponse of desired solution fd and voltage response of current
solution fc over m = 21 equidistant voltage values in range
-250 mV to 250 mV. There is penalization of the cost value
by 10 if the output voltage response is not within 1 % devia-
tion of the target voltage characteristic. In such case weight
w is set to 10, otherwise w = 1.
8. Parameters Optimization
In the last phase of the proposed method the parameters
of resistors stored in parameters storage PS are optimized
according to the topologies of nopt randomly selected indi-
viduals of newly created population P. In every generation
of the proposed method the parameters optimization is exe-
cuted with probability Popt . Pseudo-code of the parameters
optimization phase is presented in Fig. 13.
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step1: Randomly choose individual I of population P.
step2: Based on topology of individual I load parameters p1
from parameters storage PS .
step3: Using topology information stored in I and parameters
p1 evaluate cost value of individual I.
step4: Execute local search algorithm. Optimized parameters p2
and cost value of optimized solution c2 are obtained.
step5: If c2 < c1 then replace parameters p1 in PS with param-
eters p2.
Fig. 13. Pseudo code of the optimization phase.
Individual I of current population P is selected ran-
domly (step1). Based on the topology encoded in individual
I corresponding parameters p1 of parameters storage PS are
loaded and cost value c1 of individual I is evaluated (step2,
step3).
In step4 the local search algorithm (LSA) tries to im-
prove accuracy of individual I. Parameters p1 loaded in
step2 are used as a starting point for LSA. After finishing
LSA new optimized parameters p2 and cost value of the op-
timized individual c2 are obtained.
If LSA was successful in improving of cost value of I
(c2 < c1) then parameters p1 in parameters storage PS are re-
placed by optimized parameters p2. If LSA was not success-
ful in improving accuracy of individual I then the parameters
optimization process is terminated with no modification of
parameters storage PS (step5).
As LSA Matlab function fmincon was used. The func-
tion was configured to use Interior-Point algorithm and max-
imal number of function evaluations MaxFunEvals was set
to 800. Parameters optimization method and its parameters
were chosen based on two contradictory demands - low num-
ber of objective function evaluations of the whole algorithm
and good accuracy of the solutions. Selected LSA method
and its parameters (MaxFunEvals,...) allow to achieve good
compromise between both mentioned demands.
According to [2] the values of the resistors are chosen
from E12 series in five decades. Thus resistance of every
resistor can be set to one of 60 possible values. The lowest
and the highest possible values of resistors were 10 Ω and
820 kΩ respectively.
9. Experiments and Solutions
The proposed algorithm was implemented in 64-bit
version of Matlab 8.0 (R2012b). Experiments were per-
formed on 64-bit dual core PC with processor AMD Athlon
II X2 245, 8GB RAM and operational system Centos 6.5.
Number of total objective function evaluations nevals
consists of number of objective function evaluations required
by evaluation of cost values of Psamp (step4 in Fig. 1) and
number of objective function evaluations required by the pa-
rameters optimization phase (step6 in Fig. 1) and can be
computed as nevals = ngen d+ngen Popt nopt MaxFunEvals.
The parameters of the algorithm were set as follows.
Maximal number of: nodes nnod = 17, resistors nres = 12,
transistors NPN nnpn = 14, transistors PNP npnp = 14, nodes
connected to Vccp nvccp = 6, nodes connected to Vccn
nvccn = 6. Size of population P m = 400 individuals, size
of population Psamp d = 200 individuals, generations per run
ngen = 3000, number of total objective function evaluations
nevals = 1.5e6, probability of execution of the parameters
optimization Popt = 0.15, number of optimized individuals
nopt = 4, number of objective function evaluations required
by LSA MaxFunEvals = 500. These parameters were cho-
sen experimentally. The goal was to achieve solutions of bet-
ter accuracy with less number of required objective function
evaluations than presented in [1] and [2].
The proposed algorithm was executed in four parallel
threads. Five runs per single thread. Therefore 20 runs of
the proposed algorithm in total. Average run time of a single
run was 14 hours. Average time of a single evaluation of the
objective function was 0.0336 second. Results of the runs
are presented in Tab. 4.
Tread 1
id of run 1 2 3 4 5
cost value 6.88 5.42 20.6 44.2 4.05
Tread 2
id of run 1 2 3 4 5
cost value 47.1 21.7 35.4 6.53 4.99
Tread 3
id of run 1 2 3 4 5
cost value 6.15 7.65 1.44 5.67 1.91
Tread 4
id of run 1 2 3 4 5
cost value 3.92 8.90 85.5 26.3 8.78
Tab. 4. Results of 20 runs of the proposed algorithm.
The best solution was synthesized in run 3 of thread 3.
Comparison of the output characteristics of the best solution
and desired function (1) is presented in Fig. 14. Since both
curves in Fig. 14 are almost merged together, deviation of U2
is presented in Fig. 15. Netlist of the best solution obtained
in the proposed experiments is presented in Fig. 17. Bipolar
transistors NPN and PNP are denoted as bjtnpn and bjtpnp
respectively. Default models were used for both types of the
transistors. To reduce convergence problems caused by un-
connected components and dangling terminals all nodes of
the encoded analog circuit are connected to GND (node 0)
through resistance 1 GΩ (resistors Rg1 to Rg16). Resistors
Rin and RL are input and output resistances respectively and
are set to 1 kΩ. Schematic corresponding to the evolved
netlist of the best solution in Fig. 17 is presented in Fig. 16.
Since transistors q1 and q11 have no function in the synthe-
sized circuit (netlist in Fig. 17) these transistors were not
used in the resulting schematic (Fig. 16). Voltage VIN and
voltage on resistor RL are input and output respectively.
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Fig. 14. Comparison of output voltage characteristic U2 = f (U1)
of the best solution and desired function (1).
−0.2 −0.1 0 0.1 0.2
−0.04
−0.03
−0.02
−0.01
0
0.01
0.02
0.03
0.04
U1 [V]
de
via
tio
n 
of
 U
2 
[V
]
Fig. 15. Deviation of output voltage characteristic U2 = f (U1)
of the best solution and function (1).
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Fig. 16. Schematic of the best solution (solution 3 in thread 3).
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R1 1 15 4.7e+05 Rg3 3 0 1e9
R2 2 6 5.6e+02 Rg4 4 0 1e9
R3 4 6 1.5e+04 Rg5 5 0 1e9
R4 6 11 6.8e+02 Rg6 6 0 1e9
R5 8 11 2.7e+04 Rg7 7 0 1e9
R6 10 16 4.7e+03 Rg8 8 0 1e9
q1 0 5 4 bjtnpn Rg9 9 0 1e9
q2 3 11 1 bjtnpn Rg10 10 0 1e9
q3 2 14 12 bjtnpn Rg11 11 0 1e9
q4 15 3 7 bjtnpn Rg12 12 0 1e9
q5 4 14 9 bjtnpn Rg13 13 0 1e9
q6 6 14 12 bjtnpn Rg14 14 0 1e9
q7 8 0 2 bjtpnp Rg15 15 0 1e9
q8 7 4 0 bjtpnp Rg16 16 0 1e9
q9 11 0 8 bjtpnp Rin x1 1 1e3
q10 11 8 0 bjtpnp RL 2 0 1e3
q11 13 9 0 bjtpnp .options TRTOL=7
q12 9 16 0 bjtpnp .model bjtnpn npn
q13 6 1 14 bjtpnp .model bjtpnp pnp
q14 4 10 9 bjtpnp vdcp nvccp 0 dc 10
q15 16 6 8 bjtpnp vdcn 0 nvccn dc 10
q16 14 15 8 bjtpnp vin x1 0 dc 0 ac 1
Rn1 12 nvccn 1e-3 .dc vin -0.25 0.25 0.025
Rp1 10 nvccp 1e-3 .save v(2)
Rg1 1 0 1e9 .end
Rg2 2 0 1e9
Fig. 17. Netlist of the best solution (solution 3 in thread 3).
10. Comparison to Other Methods
As was stated above the problem of circuit realization
of cube root function which was introduced by Koza et al.
in [1] was adopted also in [2]. Koza et al. [1] employed
genetic programming (GP) approach. In [2] unconstrained
genetic algorithm with oscillating length representation (GA
OLG) was used. Comparison of the best solutions of both
authors and the best solution of proposed method GhEDA is
presented in Tab. 5.
method best cost objective function evaluations
GP 1.68 37e6
GA OLG 2.27 4e6
GhEDA 1.44 1.5e6
Tab. 5. Comparison of the results of proposed method GhEDA
to GP and GA OLG.
As can be seen in Tab. 5 proposed method GhEDA
overperforms other two methods in terms of accuracy of the
solution and number of required objective function evalua-
tions as well.
Comparison of the number of the components of the
best synthesized circuits of methods GP, GA OLG and
GhEDA is presented in Tab. 6.
method GP GA OLG GhEDA
number of transistors 36 24 14
number of resistors 12 12 7
number of diodes 2 2 0
Tab. 6. Comparison of the number of the components of the best
solutions of methods GP, GA OLG and GhEDA.
As can be seen from Tab. 6 the complexity of the syn-
thesized circuit was highest for GP. Method GA OLG was
able to reach circuit of lower complexity compared to GP.
The best result was achieved using GhEDA method which
was able to synthesize circuit twice smaller than circuit pro-
duced using GP.
11. Conclusion
There was presented graph based hybrid estimation of
distribution algorithm (GhEDA) whose synthesis capability
was demonstrated on the problem of circuit realization of
cube root function. Results of the proposed method were
compared to results of Koza et al. [1] (GP) and Sapargaliyev
and Kalganova [2] (GA OLG) who adopted the same prob-
lem of synthesis of analog circuit realization of cube root
function. Experiments have shown that in terms of accuracy
of the solution and number of required objective function
evaluations the proposed method overperforms both other
methods.
The proposed method employs simple univariate prob-
abilistic model based on the assumption that there are no de-
pendencies between the variables of the solution vector. Al-
though the presented experiments have shown that the used
probabilistic model was suitable for the proposed method
this model can be replaced by more advanced multivariate
probabilistic model which is capable to capture higher or-
der dependencies between the variables of the solution vec-
tor. This could be interesting and promising area of another
research. Since some multivariate models can incorporate
some portion of previous knowledge (prior) another interest-
ing area of the research could be usage of different priors
based on the target application of the synthesized circuit.
Since the proposed method is population based evolu-
tionary algorithm, multiobjective approach as pareto ranking
can be incorporated into the method. Also parallel compu-
tation of the cost values of the individuals of the population
can be applied.
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